[{"data":1,"prerenderedAt":404},["ShallowReactive",2],{"blog-differential-pair-routing-en":3,"header-nav-en":68},{"title":4,"description":5,"date":6,"lastUpdated":6,"category":7,"image":8,"readingTime":9,"wordCount":10,"timeRequired":11,"htmlContent":12,"tableOfContents":13,"tags":38,"slug":42,"jsonld":43},"Differential pair routing: a practical route review","Route differential pairs with attention to impedance, return paths, timing budgets and layer transitions.","2026-11-08","design","/assets/img/blogs/2026/11/differential-pair-cover-concept.png",11,2189,"PT11M","\u003Cp>Differential pair routing lays out two paths for complementary signals. Trace spacing matters, but so do the impedance, delay, reference continuity and transitions along the channel, as well as fabrication constraints.\u003C/p>\n\u003Cp>Start with the requirements for the actual devices and interface. \u003Cstrong>Intra-pair skew\u003C/strong> is the timing difference between the two members of one pair. \u003Cstrong>Inter-pair matching\u003C/strong> concerns timing between separate pairs or other signals when the interface requires it. They are different constraints, and neither has a universal target.\u003C/p>\n\u003Cp>Physical trace length is also not the same as propagation delay. Layer, dielectric environment and routing geometry affect delay, so equal lengths do not necessarily arrive at the same time. CAD length checks are useful, but they are not proof of channel performance.\u003C/p>\n\u003Cp>For the wider board review, see \u003Ca href=\"/en/blog/high-speed-pcb-design\">high-speed PCB design\u003C/a>.\u003C/p>\n\u003Ch2 id=\"1-define-the-channel-before-routing\" data-anchor-en=\"1-define-the-channel-before-routing\">1. Define the channel before routing\u003C/h2>\n\u003Cp>Identify the source and receiver, the applicable interface specification, and the relevant device layout guidance. Check which requirements apply to the board route and which cover more of the channel, such as package effects or connectors. Not every high-speed interface is differential, and requirements from one interface should not be transferred to another.\u003C/p>\n\u003Cp>Collect the project’s:\u003C/p>\n\u003Cul>\n\u003Cli>Differential impedance target and allowable tolerance, where specified.\u003C/li>\n\u003Cli>Intra-pair delay or skew budget, including its measurement boundaries.\u003C/li>\n\u003Cli>Inter-pair timing requirements, if the interface has them.\u003C/li>\n\u003Cli>Channel constraints for loss, reflections or other signal-integrity criteria, as applicable.\u003C/li>\n\u003Cli>Connector, breakout and layer-transition requirements.\u003C/li>\n\u003Cli>Verification method and acceptance responsibility.\u003C/li>\n\u003C/ul>\n\u003Cp>Make the budget boundaries explicit. A route may satisfy a board-only length rule while consuming timing margin elsewhere in the package or connector. If the device documentation provides a delay budget but the CAD rules use length, establish how the project will account for propagation differences rather than treating the values as interchangeable.\u003C/p>\n\u003Cp>Texas Instruments \u003Cem>High-Speed Layout Guidelines\u003C/em>, SLLA414A, discusses impedance, skew, return paths and paired-via transitions. Its recommendations must be interpreted in the context of the devices and interfaces covered, not adopted as universal numbers.\u003C/p>\n\u003Ch2 id=\"2-agree-on-stackup-and-impedance-geometry\" data-anchor-en=\"2-agree-on-stackup-and-impedance-geometry\">2. Agree on stackup and impedance geometry\u003C/h2>\n\u003Cp>Coordinate the intended stackup and controlled-impedance geometry with the fabricator before committing to tight routing. The relevant geometry includes trace width and spacing, but it also depends on layer placement, dielectric properties, copper and nearby reference structures.\u003C/p>\n\u003Cp>Document which layer constructions are intended for the pair and which geometry applies on each. If the route changes layers, do not assume that copying the same width and gap produces the same impedance. Ask how proposed geometry fits the selected stackup and manufacturing process, and resolve exceptions before release.\u003C/p>\n\u003Cp>A differential impedance target does not make every part of a route equivalent. Breakouts, pads, vias and connectors can create local discontinuities even when straight sections use the intended geometry. The project should decide which discontinuities need closer analysis and what evidence is appropriate.\u003C/p>\n\u003Cp>See \u003Ca href=\"/en/blog/impedance-controlled-pcb\">impedance-controlled PCB design\u003C/a> and \u003Ca href=\"/en/blog/pcb-stackup-design\">PCB stackup design\u003C/a> for the related stackup and fabrication decisions.\u003C/p>\n\u003Ch2 id=\"3-choose-layers-around-a-continuous-reference\" data-anchor-en=\"3-choose-layers-around-a-continuous-reference\">3. Choose layers around a continuous reference\u003C/h2>\n\u003Cp>Select route layers with reference continuity in mind as well as available space. A pair routed over a stable reference plane gives the return currents a more predictable path than one crossing gaps, plane edges or other interruptions.\u003C/p>\n\u003Cp>For same-net reference connections near transitions, \u003Ca href=\"/en/blog/via-stitching-pcb\">PCB via stitching\u003C/a> provides related layout context; apply it within the interface and isolation constraints.\u003C/p>\n\u003Cp>The two traces interact with each other, but they also interact with their reference environment. Close coupling does not make the reference plane irrelevant. If one member sees a different nearby plane edge, void or structure from the other, the resulting asymmetry can change the fields and contribute to differential-to-common-mode conversion. A differential route does not automatically suppress EMI.\u003C/p>\n\u003Cp>Review the route against the actual plane shapes on every layer:\u003C/p>\n\u003Cul>\n\u003Cli>Check for plane splits, cutouts, clearances and edges beneath or near the route.\u003C/li>\n\u003Cli>Look at both pair members, including escape and transition regions.\u003C/li>\n\u003Cli>Identify changes in reference plane when the pair changes layers.\u003C/li>\n\u003Cli>Review how return current can transition between reference structures.\u003C/li>\n\u003Cli>Check nearby routes and structures that could couple into the pair.\u003C/li>\n\u003C/ul>\n\u003Cp>Where a route approaches an intentional isolation boundary, follow the circuit's specified crossing method and applicable safety constraints. Do not bridge isolated domains with copper or stitching vias merely to make the reference appear continuous.\u003C/p>\n\u003Cp>A layer change can be reasonable when it solves a congestion or breakout problem. It is not automatically electrically neutral: signal vias, reference changes and unused via sections can all affect the channel. Review the complete transition rather than counting vias as a substitute for analysis.\u003C/p>\n\u003Ch2 id=\"4-inspect-the-route-as-a-physical-channel\" data-anchor-en=\"4-inspect-the-route-as-a-physical-channel\">4. Inspect the route as a physical channel\u003C/h2>\n\u003Cp>Follow the pair from source to receiver, including the portions that are easy to overlook in a length report.\u003C/p>\n\u003Ch3 id=\"breakouts-and-connectors\" data-anchor-en=\"breakouts-and-connectors\">Breakouts and connectors\u003C/h3>\n\u003Cp>Device pads and connector pin fields often force a temporary change in spacing or geometry. Check whether each member experiences a comparable path through the breakout and whether the transition can be made without violating manufacturing clearances.\u003C/p>\n\u003Cp>A short asymmetrical breakout may be unavoidable. Record its contribution to the timing and channel budget rather than hiding it with a later length adjustment. Include connector launches and any known package contribution within the review boundaries established for the project.\u003C/p>\n\u003Ch3 id=\"coupling-spacing-and-nearby-aggressors\" data-anchor-en=\"coupling-spacing-and-nearby-aggressors\">Coupling, spacing and nearby aggressors\u003C/h3>\n\u003Cp>Use the geometry agreed for the layer where it is practical. Investigate extended regions where the pair spacing changes, one member runs near another signal, or the pair approaches a plane discontinuity. The concern is not only pair-to-pair coupling: a nearby switching signal or structure may affect the two members differently.\u003C/p>\n\u003Cp>There is no universal clearance that resolves every case. Consider the signals involved, parallel run length, layer arrangement and project-specific signal-integrity evidence when deciding whether to move a route or perform further analysis.\u003C/p>\n\u003Ch3 id=\"bends-and-local-asymmetry\" data-anchor-en=\"bends-and-local-asymmetry\">Bends and local asymmetry\u003C/h3>\n\u003Cp>Inspect bends for differences in the paths taken by the two members. A series of bends can accumulate length and delay difference, especially when one trace repeatedly takes the longer path. Also examine local width changes and spacing changes introduced to get around obstacles.\u003C/p>\n\u003Cp>A detour added to make the layout look symmetrical may introduce discontinuities or consume useful routing space. Check the resulting geometry and timing against the project requirements.\u003C/p>\n\u003Ch3 id=\"vias-and-reference-transitions\" data-anchor-en=\"vias-and-reference-transitions\">Vias and reference transitions\u003C/h3>\n\u003Cp>Examine the two signal vias as a structure: their placement, surrounding reference copper, return-current transition and unused via portions all matter. If the signal moves between layers with different reference planes, determine whether the available reference connection supports the intended return path. The correct approach depends on the stackup and the project’s electrical constraints.\u003C/p>\n\u003Cp>Unused via length can act as a stub and affect the channel. Record any stub constraints and how they will be achieved or verified; do not assume a particular via construction is suitable merely because the pair uses matching via counts.\u003C/p>\n\u003Cp>Texas Instruments \u003Cem>Differential Pairs: Four Things You Need to Know about Vias\u003C/em> provides additional context for reviewing via structures. Its guidance should be applied with the actual stackup and channel requirements.\u003C/p>\n\u003Ch2 id=\"5-tune-timing-where-it-solves-the-problem\" data-anchor-en=\"5-tune-timing-where-it-solves-the-problem\">5. Tune timing where it solves the problem\u003C/h2>\n\u003Cp>First locate where the pair’s delay difference arises: package escape, bends, layer transitions, connector routing or another section. Then compare the accumulated difference with the applicable intra-pair budget.\u003C/p>\n\u003Cp>If correction is needed, evaluate where it can be added without creating a worse problem. A tuning section changes more than length: its geometry can affect coupling, local impedance and proximity to other signals. Keep it compatible with the agreed manufacturing rules and inspect it in the context of the surrounding reference plane.\u003C/p>\n\u003Cp>Avoid adding detours simply to make the CAD-reported lengths identical. If the traces use different layers or structures, the longer physical path may not be the slower one. Use delay-aware checks or other project-appropriate analysis when the distinction matters.\u003C/p>\n\u003Cp>Inter-pair matching is a separate review. If an interface requires timing alignment among multiple pairs, apply that requirement across the correct endpoints after addressing each pair’s own skew. Do not impose inter-pair matching on a channel without a requirement for it.\u003C/p>\n\u003Ch2 id=\"hypothetical-route-review-escape-mismatch-and-a-layer-change\" data-anchor-en=\"hypothetical-route-review-escape-mismatch-and-a-layer-change\">Hypothetical route review: escape mismatch and a layer change\u003C/h2>\n\u003Cp>\u003Cstrong>Hypothetical example:\u003C/strong> A designer routes a pair from a device whose pad arrangement makes one member take a longer escape path. Shortly afterward, both traces change layers to reach a connector. The CAD report shows a mismatch, but it does not by itself identify the total channel delay difference.\u003C/p>\n\u003Cp>A useful review would proceed as follows:\u003C/p>\n\u003Col>\n\u003Cli>\u003Cstrong>Locate the skew.\u003C/strong> Compare the two escape paths and the route after the vias. Check whether bends or different path lengths through the transition add to the initial mismatch. Include package or connector contributions if they are inside the specified budget.\u003C/li>\n\u003Cli>\u003Cstrong>Inspect the transition.\u003C/strong> Review the paired signal vias, unused via portions and reference planes on both route layers. Check for plane voids or clearances around the transition that could interrupt return-current flow.\u003C/li>\n\u003Cli>\u003Cstrong>Consider manufacturable changes.\u003C/strong> The designer might rebalance part of the escape, adjust via placement or move the transition to a location with a more continuous reference. Each option must remain compatible with pad clearances, layer geometry and fabrication constraints.\u003C/li>\n\u003Cli>\u003Cstrong>Decide whether tuning is still needed.\u003C/strong> If the revised route remains outside the skew budget, add only the correction needed at a suitable location. Check the tuning geometry and its effect on the surrounding route.\u003C/li>\n\u003Cli>\u003Cstrong>Validate the revised channel.\u003C/strong> Recheck delay or length using the project’s agreed method, review impedance and transition concerns, and assign any required analysis or measurement to an owner.\u003C/li>\n\u003C/ol>\n\u003Cp>Moving a via may improve the reference environment but lengthen the escape; rebalancing the escape may improve timing but force tighter spacing. Compare the revisions against both channel and manufacturing requirements, using the project’s verification evidence.\u003C/p>\n\u003Ch2 id=\"route-review-decision-table\" data-anchor-en=\"route-review-decision-table\">Route review decision table\u003C/h2>\n\u003Ctable>\n\u003Cthead>\n\u003Ctr>\n\u003Cth>Observed problem\u003C/th>\n\u003Cth>Likely physical concern\u003C/th>\n\u003Cth>Practical review\u003C/th>\n\u003Cth>Required project evidence\u003C/th>\n\u003C/tr>\n\u003C/thead>\n\u003Ctbody>\u003Ctr>\n\u003Ctd>Pair crosses a plane gap\u003C/td>\n\u003Ctd>Return-current path may be disrupted; the members may see different environments\u003C/td>\n\u003Ctd>Inspect the actual reference shapes and consider rerouting or a different layer transition\u003C/td>\n\u003Ctd>Stackup and plane artwork, plus channel analysis or validation required by the project\u003C/td>\n\u003C/tr>\n\u003Ctr>\n\u003Ctd>One trace takes a longer breakout\u003C/td>\n\u003Ctd>Intra-pair delay difference starts before the main route\u003C/td>\n\u003Ctd>Identify where the mismatch arises; consider rebalancing before adding tuning\u003C/td>\n\u003Ctd>Defined skew budget, measurement boundaries and delay or length assessment\u003C/td>\n\u003C/tr>\n\u003Ctr>\n\u003Ctd>Spacing changes near a connector\u003C/td>\n\u003Ctd>Local coupling and impedance may differ from the straight route\u003C/td>\n\u003Ctd>Review the launch, pad geometry and practical clearance options\u003C/td>\n\u003Ctd>Connector and device guidance, agreed geometry and applicable channel verification\u003C/td>\n\u003C/tr>\n\u003Ctr>\n\u003Ctd>Pair changes layers through vias\u003C/td>\n\u003Ctd>Transition discontinuity, reference change or via stubs may affect the channel\u003C/td>\n\u003Ctd>Inspect both vias, reference transition and unused via portions together\u003C/td>\n\u003Ctd>Stackup, via construction, stub constraints and any required analysis or measurement\u003C/td>\n\u003C/tr>\n\u003Ctr>\n\u003Ctd>Long parallel run near another signal\u003C/td>\n\u003Ctd>Coupling may disturb the pair or affect its members unequally\u003C/td>\n\u003Ctd>Examine the neighboring signal, run length and available routing alternatives\u003C/td>\n\u003Ctd>Applicable noise or signal-integrity criteria and project-specific assessment\u003C/td>\n\u003C/tr>\n\u003Ctr>\n\u003Ctd>CAD lengths match but layers differ\u003C/td>\n\u003Ctd>Equal length may not mean equal propagation delay\u003C/td>\n\u003Ctd>Check layer-dependent delay and transition contributions\u003C/td>\n\u003Ctd>Delay model or other agreed timing verification at the specified endpoints\u003C/td>\n\u003C/tr>\n\u003C/tbody>\u003C/table>\n\u003Cp>These observations warrant investigation; whether they cause a failure depends on the interface, geometry and remaining channel margin.\u003C/p>\n\u003Ch2 id=\"handoff-and-validation\" data-anchor-en=\"handoff-and-validation\">Handoff and validation\u003C/h2>\n\u003Cp>A useful handoff lets the fabricator and the project’s validation owner understand both the intended construction and the decisions that remain open. Include:\u003C/p>\n\u003Cul>\n\u003Cli>\u003Cstrong>Channel and interface:\u003C/strong> source and receiver, applicable device/interface documents, channel boundaries and relevant connector details.\u003C/li>\n\u003Cli>\u003Cstrong>Stackup and reference:\u003C/strong> route layers, reference planes, material assumptions and identified reference changes.\u003C/li>\n\u003Cli>\u003Cstrong>Impedance:\u003C/strong> target and tolerance, where required, and the specified test method and acceptance responsibility.\u003C/li>\n\u003Cli>\u003Cstrong>Geometry:\u003C/strong> intended width and spacing by layer, breakout exceptions and any agreed manufacturing adjustments.\u003C/li>\n\u003Cli>\u003Cstrong>Transitions:\u003C/strong> paired via structures, reference-transition considerations and applicable stub constraints.\u003C/li>\n\u003Cli>\u003Cstrong>Timing:\u003C/strong> intra-pair skew or delay budget, any inter-pair requirement, endpoints and the method used to assess them.\u003C/li>\n\u003Cli>\u003Cstrong>Exceptions:\u003C/strong> unresolved plane, clearance, geometry or manufacturing deviations, with a decision owner.\u003C/li>\n\u003Cli>\u003Cstrong>Validation:\u003C/strong> who will perform each required analysis, inspection or measurement, and how results will be compared with project requirements.\u003C/li>\n\u003C/ul>\n\u003Cp>Resolve manufacturer exceptions against the electrical requirements before approving changes. A geometry adjustment that is easier to fabricate may alter the intended impedance; a routing change that improves symmetry may introduce a different transition concern.\u003C/p>\n\u003Cp>Where impedance coupons and time-domain reflectometry are part of the agreed test plan, define what the coupon represents and who interprets the result. A coupon can provide evidence about the tested fabrication structure, but it does \u003Cstrong>not\u003C/strong> prove the complete routed channel or finished product meets its requirements. See \u003Ca href=\"/en/blog/how-to-read-impedance-coupon-tdr-report\">how to read an impedance coupon TDR report\u003C/a>.\u003C/p>\n\u003Cp>For a manufacturing quote, \u003Ca href=\"/en/quote\">send APTPCB the project details\u003C/a>: interface requirements, stackup, impedance targets and tolerances, route details and requested tests. You can also \u003Ca href=\"/en/contact\">contact APTPCB\u003C/a> to confirm the available impedance verification and deliverables. The \u003Ca href=\"/en/blog/what-is-a-gerber-file\">Gerber file guide\u003C/a> explains the artwork handoff.\u003C/p>\n\u003Cdiv data-component=\"BlogQuickQuoteInline\">\u003C/div>\n\u003Csection class=\"related-links\" aria-label=\"Related\">\u003Ch3>Related links\u003C/h3>\u003Cul>\u003Cli>\u003Ca href=\"/en/blog/high-speed-pcb-design\">high-speed PCB design\u003C/a>\u003C/li>\u003Cli>\u003Ca href=\"/en/blog/impedance-controlled-pcb\">impedance-controlled PCB design\u003C/a>\u003C/li>\u003Cli>\u003Ca href=\"/en/blog/pcb-stackup-design\">PCB stackup design\u003C/a>\u003C/li>\u003Cli>\u003Ca href=\"/en/blog/via-stitching-pcb\">PCB via stitching\u003C/a>\u003C/li>\u003Cli>\u003Ca href=\"/en/blog/how-to-read-impedance-coupon-tdr-report\">how to read an impedance coupon TDR report\u003C/a>\u003C/li>\u003Cli>\u003Ca href=\"/en/quote\">send APTPCB the project details\u003C/a>\u003C/li>\u003Cli>\u003Ca href=\"/en/contact\">contact APTPCB\u003C/a>\u003C/li>\u003C/ul>\u003C/section>",[14,17,20,23,26,29,32,35],{"id":15,"text":16},"1-define-the-channel-before-routing","1. Define the channel before routing",{"id":18,"text":19},"2-agree-on-stackup-and-impedance-geometry","2. Agree on stackup and impedance geometry",{"id":21,"text":22},"3-choose-layers-around-a-continuous-reference","3. Choose layers around a continuous reference",{"id":24,"text":25},"4-inspect-the-route-as-a-physical-channel","4. Inspect the route as a physical channel",{"id":27,"text":28},"5-tune-timing-where-it-solves-the-problem","5. Tune timing where it solves the problem",{"id":30,"text":31},"hypothetical-route-review-escape-mismatch-and-a-layer-change","Hypothetical route review: escape mismatch and a layer change",{"id":33,"text":34},"route-review-decision-table","Route review decision table",{"id":36,"text":37},"handoff-and-validation","Handoff and validation",[39,40,41],"differential pair routing","PCB layout","controlled impedance","differential-pair-routing",{"blog":44,"breadcrumb":53,"faq":67},{"@context":45,"@type":46,"headline":4,"description":5,"image":8,"url":47,"datePublished":6,"dateModified":6,"timeRequired":11,"keywords":48,"articleSection":7,"author":49,"publisher":52},"https://schema.org","BlogPosting","https://aptpcb.com/en/blog/differential-pair-routing","differential pair routing, PCB layout, controlled impedance",{"@type":50,"name":51},"Organization","APTPCB",{"@type":50,"name":51},{"@context":45,"@type":54,"itemListElement":55},"BreadcrumbList",[56,61,65],{"@type":57,"position":58,"name":59,"item":60},"ListItem",1,"Home","https://aptpcb.com/",{"@type":57,"position":62,"name":63,"item":64},2,"Blog","https://aptpcb.com/en/blog",{"@type":57,"position":66,"name":42,"item":47},3,null,{"pcbManufacturingColumns":69,"capabilityColumns":197,"resourceColumns":233,"pcbaColumns":277},[70,118,147,176],{"heading":71,"links":72},"PCB Product Families",[73,76,79,82,85,88,91,94,97,100,103,106,109,112,115],{"label":74,"path":75},"FR-4 PCB","/pcb/fr4-pcb",{"label":77,"path":78},"High-Speed PCB","/pcb/high-speed-pcb",{"label":80,"path":81},"Multilayer PCB","/pcb/multilayer-pcb",{"label":83,"path":84},"HDI PCB","/pcb/hdi-pcb",{"label":86,"path":87},"Flexible PCB","/pcb/flex-pcb",{"label":89,"path":90},"Rigid Flex PCB","/pcb/rigid-flex-pcb",{"label":92,"path":93},"Ceramic PCB","/pcb/ceramic-pcb",{"label":95,"path":96},"Heavy Copper PCB","/pcb/heavy-copper-pcb",{"label":98,"path":99},"High Thermal PCB","/pcb/high-thermal-pcb",{"label":101,"path":102},"Antenna PCB","/pcb/antenna-pcb",{"label":104,"path":105},"High Frequency PCB","/pcb/high-frequency-pcb",{"label":107,"path":108},"Microwave PCB","/pcb/microwave-pcb",{"label":110,"path":111},"Metal Core PCB","/pcb/metal-core-pcb",{"label":113,"path":114},"High-Tg PCB","/pcb/high-tg-pcb",{"label":116,"path":117},"Backplane PCB","/pcb/backplane-pcb",{"sections":119},[120],{"heading":121,"links":122},"RF & Materials",[123,126,129,132,135,138,141,144],{"label":124,"path":125},"Rogers PCB","/materials/rf-rogers",{"label":127,"path":128},"Taconic PCB","/materials/taconic-pcb",{"label":130,"path":131},"Teflon PCB","/materials/teflon-pcb",{"label":133,"path":134},"Arlon PCB","/materials/arlon-pcb",{"label":136,"path":137},"Megtron PCB","/materials/megtron-pcb",{"label":139,"path":140},"ISOLA PCB","/materials/isola-pcb",{"label":142,"path":143},"Spread Glass FR-4","/materials/spread-glass-fr4",{"label":145,"path":146},"Impedance Control","/pcb/pcb-impedance-control",{"sections":148},[149],{"heading":150,"links":151},"Manufacturing / Stackups",[152,155,158,161,164,167,170,173],{"label":153,"path":154},"Quickturn Prototypes","/pcb/quick-turn-pcb",{"label":156,"path":157},"NPI & Small Batch (PCB)","/pcb/npi-small-batch-pcb-manufacturing",{"label":159,"path":160},"High-Volume Production","/pcb/mass-production-pcb-manufacturing",{"label":162,"path":163},"High Layer Count PCB","/pcb/high-layer-count-pcb",{"label":165,"path":166},"PCB Fabrication Process","/pcb/pcb-fabrication-process",{"label":168,"path":169},"Advanced PCB Manufacturing","/pcb/advanced-pcb-manufacturing",{"label":171,"path":172},"Special PCB Manufacturing","/pcb/special-pcb-manufacturing",{"label":174,"path":175},"Multi-Layer Laminated Structure","/pcb/multilayer-pcb-lamination-services",{"heading":177,"links":178},"Specialties & Resources",[179,182,185,188,191,194],{"label":180,"path":181},"PCB Design & Layout Services","/pcba/pcb-design-services",{"label":183,"path":184},"PCB Surface Finishes","/pcb/pcb-surface-finishes",{"label":186,"path":187},"PCB Drilling & Vias","/pcb/pcb-drilling",{"label":189,"path":190},"PCB Stackup","/pcb/pcb-stack-up",{"label":192,"path":193},"PCB Profiling","/pcb/pcb-profiling",{"label":195,"path":196},"Quality & Inspection","/pcb/pcb-quality",[198,203,208,213,218,223,228],{"links":199},[200],{"label":201,"path":202},"Rigid PCB Capability","/capabilities/rigid-pcb",{"links":204},[205],{"label":206,"path":207},"Rigid-Flex Capability","/capabilities/rigid-flex-pcb",{"links":209},[210],{"label":211,"path":212},"Flex PCB Capability","/capabilities/flex-pcb",{"links":214},[215],{"label":216,"path":217},"HDI PCB Capability","/capabilities/hdi-pcb",{"links":219},[220],{"label":221,"path":222},"Metal PCB Capability","/capabilities/metal-pcb",{"links":224},[225],{"label":226,"path":227},"Ceramic PCB Capability","/capabilities/ceramic-pcb",{"links":229},[230],{"label":231,"path":232},"Heavy Copper PCB Capability","/capabilities/heavy-copper-pcb",[234,245,269],{"heading":235,"links":236},"Downloads",[237,240,243],{"label":238,"path":239},"Materials Datasheet / Processing Notes","/resources/downloads-materials",{"label":241,"path":242},"PCB DFM Guidelines","/resources/dfm-guidelines",{"label":174,"path":244},"/pcb/multi-layer-laminated-structure",{"heading":246,"links":247},"Tools",[248,251,254,257,260,263,266],{"label":249,"path":250},"Gerber Viewer","/tools/gerber-viewer",{"label":252,"path":253},"PCB Viewer","/tools/pcb-viewer",{"label":255,"path":256},"BOM Viewer","/tools/bom-viewer",{"label":258,"path":259},"3D Viewer","/tools/3d-viewer",{"label":261,"path":262},"Circuit Simulator","/tools/circuit-simulator",{"label":264,"path":265},"Impedance Calculator","/tools/impedance-calculator",{"label":267,"path":268},"Trace Width Calculator","/tools/trace-width-calculator",{"heading":270,"links":271},"FAQ & Blog",[272,275],{"label":273,"path":274},"FAQ","/resources/faq",{"label":63,"path":276},"/blog",[278,308,334,367],{"heading":279,"links":280},"Core Services",[281,284,287,290,293,296,299,302,305],{"label":282,"path":283},"Turnkey PCB Assembly","/pcba/turnkey-assembly",{"label":285,"path":286},"NPI & Small Batch PCB Assembly","/pcba/npi-assembly",{"label":288,"path":289},"Mass Production PCB Assembly","/pcba/mass-production",{"label":291,"path":292},"Flex & Rigid-Flex PCB Assembly","/pcba/flex-rigid-flex",{"label":294,"path":295},"SMT & Through-Hole Assembly","/pcba/smt-tht",{"label":297,"path":298},"BGA PCB Assembly","/pcba/bga-qfn-fine-pitch",{"label":300,"path":301},"Components & BOM Management","/pcba/components-bom",{"label":303,"path":304},"Box Build Assembly","/pcba/box-build-assembly",{"label":306,"path":307},"PCB Assembly Testing & Quality","/pcba/testing-quality",{"heading":309,"links":310},"Supporting Services",[311,313,316,319,322,325,328,331],{"label":312,"path":181},"PCB Design & Layout",{"label":314,"path":315},"Every Support Touchpoint","/pcba/support-services",{"label":317,"path":318},"Stencil Lab","/pcba/pcb-stencil",{"label":320,"path":321},"Components Sourcing","/pcba/component-sourcing",{"label":323,"path":324},"IC Programming","/pcba/ic-programming",{"label":326,"path":327},"Conformal Coating","/pcba/pcb-conformal-coating",{"label":329,"path":330},"Selective Soldering","/pcba/pcb-selective-soldering",{"label":332,"path":333},"BGA Reballing","/pcba/bga-reballing",{"heading":335,"links":336},"Quality & Testing",[337,340,343,346,349,352,355,358,361,364],{"label":338,"path":339},"Quality Inspection","/pcba/quality-system",{"label":341,"path":342},"First Article Inspection (FAI)","/pcba/first-article-inspection",{"label":344,"path":345},"Solder Paste Inspection (SPI)","/pcba/spi-inspection",{"label":347,"path":348},"AOI Optical Inspection","/pcba/aoi-inspection",{"label":350,"path":351},"X-Ray / CT Inspection","/pcba/xray-inspection",{"label":353,"path":354},"ICT In-Circuit Testing","/pcba/ict-test",{"label":356,"path":357},"Flying Probe Testing","/pcba/flying-probe-testing",{"label":359,"path":360},"FCT / Functional Testing","/pcba/fct-test",{"label":362,"path":363},"Final Inspection & Packing","/pcba/final-quality-inspection",{"label":365,"path":366},"Incoming Quality Control","/pcba/incoming-quality-control",{"heading":368,"linkClass":369,"links":370},"Industry Applications (Entry)","text-nowrap",[371,374,377,380,383,386,389,392,395,398,401],{"label":372,"path":373},"Server / Data Center","/industries/server-data-center-pcb",{"label":375,"path":376},"Automotive / EV","/industries/automotive-electronics-pcb",{"label":378,"path":379},"Medical","/industries/medical-pcb",{"label":381,"path":382},"Telecom / 5G","/industries/communication-equipment-pcb",{"label":384,"path":385},"Aerospace & Defense","/industries/aerospace-defense-pcb",{"label":387,"path":388},"Drone / UAV","/industries/drone-uav-pcb",{"label":390,"path":391},"Industrial Control & Automation","/industries/industrial-control-pcb",{"label":393,"path":394},"Power & New Energy","/industries/power-energy-pcb",{"label":396,"path":397},"Robotics & Automation","/industries/robotics-pcb",{"label":399,"path":400},"Security / Security Equipment","/industries/security-equipment-pcb",{"label":402,"path":403},"PCB Industry Overview →","/pcb-industry-solutions",1794151712113]