[{"data":1,"prerenderedAt":398},["ShallowReactive",2],{"blog-pcb-silkscreen-guide-en":3,"header-nav-en":62},{"title":4,"description":5,"date":6,"lastUpdated":6,"category":7,"image":8,"readingTime":9,"wordCount":10,"timeRequired":11,"htmlContent":12,"tableOfContents":13,"tags":32,"slug":36,"jsonld":37},"PCB Silkscreen Design: Make Critical Marks Survive Assembly","Useful PCB silkscreen must survive export and fabrication and remain readable at the intended assembly or service step.","2026-11-04","manufacturing","/assets/img/blogs/2026/11/silkscreen-clearance-concept.svg",12,2320,"PT12M","\u003Cp>A reference can look perfect in CAD and still disappear from the finished board. It may be excluded from the export, clipped near a solder-mask opening, or printed correctly and then hidden beneath a component. The useful question is not just “Is the mark in the layout?” but \u003Cstrong>“Will someone be able to read and interpret it when needed?”\u003C/strong>\u003C/p>\n\u003Cp>Prioritize marks that support assembly and later use: component references, polarity and pin references, test points, connector identification, and board revision. Decorative outlines can give way when space is tight. If an essential mark cannot survive printing and assembly, move it or establish an approved reference in the assembly documentation rather than simply shrinking it until it fits on screen.\u003C/p>\n\u003Cp>Silkscreen, also called \u003Cstrong>legend\u003C/strong>, is the printed board artwork used for these markings. Its printable area is constrained by mask openings and board edges, while its usefulness is also constrained by component bodies, connector hardware and the intended viewing side.\u003C/p>\n\u003Cimg src=\"/assets/img/blogs/2026/11/pcb-silkscreen-reference-no-brand.png\" alt=\"Retouched reference photograph of a green unpopulated PCB with component references and outlines; manufacturer branding removed.\">\n\n\u003Cp>\u003Cem>Retouched third-party reference photograph showing PCB component markings. Manufacturer branding has been removed and the affected areas reconstructed; the image is not a dimensional or inspection record and does not establish visibility after assembly. Original photo: Nic Wood / Pexels.\u003C/em>\u003C/p>\n\u003Ch2 id=\"separate-the-four-edges-that-matter\" data-anchor-en=\"separate-the-four-edges-that-matter\">Separate the Four Edges That Matter\u003C/h2>\n\u003Cp>A clearance rule is only useful when both people are measuring from the same boundary. Around a surface-mount pad, distinguish:\u003C/p>\n\u003Cul>\n\u003Cli>\u003Cstrong>Copper-pad edge:\u003C/strong> the edge of the copper feature in the relevant layer.\u003C/li>\n\u003Cli>\u003Cstrong>Solder-mask opening edge:\u003C/strong> the boundary of the area without mask around that feature. It may extend beyond the pad.\u003C/li>\n\u003Cli>\u003Cstrong>Silkscreen stroke edge:\u003C/strong> the nearest edge of the actual printed character or line, not the text anchor or stroke centerline.\u003C/li>\n\u003Cli>\u003Cstrong>Component-body edge:\u003C/strong> the physical boundary that can conceal a printed mark after assembly. A mated connector or cable can extend the obstruction further.\u003C/li>\n\u003C/ul>\n\u003Cp>The paste aperture and footprint courtyard are not substitutes for the mask-opening boundary. Paste defines a different artwork feature; a courtyard helps describe placement space. Neither tells you where the printable silk must stop relative to the actual mask opening.\u003C/p>\n\u003Cp>Board edges matter too. Check the finished board outline and any features that affect the usable area, rather than treating empty space outside the outline as available for text. Use the project’s agreed fabrication rules for edge clearance.\u003C/p>\n\u003Ch3 id=\"a-hypothetical-clearance-budget\" data-anchor-en=\"a-hypothetical-clearance-budget\">A hypothetical clearance budget\u003C/h3>\n\u003Cp>Assume the following for one side of a pad:\u003C/p>\n\u003Ctable>\n\u003Cthead>\n\u003Ctr>\n\u003Cth>Assumption\u003C/th>\n\u003Cth align=\"right\">Distance\u003C/th>\n\u003C/tr>\n\u003C/thead>\n\u003Ctbody>\u003Ctr>\n\u003Ctd>Mask opening extends beyond the copper-pad edge\u003C/td>\n\u003Ctd align=\"right\">0.05 mm\u003C/td>\n\u003C/tr>\n\u003Ctr>\n\u003Ctd>Supplier-agreed design clearance from the opening to the silk stroke\u003C/td>\n\u003Ctd align=\"right\">0.15 mm\u003C/td>\n\u003C/tr>\n\u003Ctr>\n\u003Ctd>Additional placement allowance chosen by the designer\u003C/td>\n\u003Ctd align=\"right\">0.05 mm\u003C/td>\n\u003C/tr>\n\u003Ctr>\n\u003Ctd>\u003Cstrong>Nominal distance from pad edge to nearest silk-stroke edge\u003C/strong>\u003C/td>\n\u003Ctd align=\"right\">\u003Cstrong>0.25 mm\u003C/strong>\u003C/td>\n\u003C/tr>\n\u003C/tbody>\u003C/table>\n\u003Cp>The calculation is \u003Cstrong>0.05 + 0.15 + 0.05 = 0.25 mm\u003C/strong>. This is a teaching example, not an APTPCB specification or a general manufacturing minimum. It assumes the stated opening and clearances apply on the side being measured.\u003C/p>\n\u003Cp>The last allowance is a chosen layout margin, not a measured registration capability. If a supplier’s stated rule already includes registration, do not add the same registration tolerance again. A separate discretionary margin can still be chosen, provided everyone understands what it represents.\u003C/p>\n\u003Cimg src=\"/assets/img/blogs/2026/11/silkscreen-clearance-concept.svg\" alt=\"Conceptual R17 silkscreen example showing a copper pad, mask opening, text edge, assumed clearance budget and a component obscuring the label.\">\n\n\u003Cp>\u003Cem>Conceptual example using fictitious geometry and the assumptions above. The component can hide R17 even when the nominal opening-to-silk budget is met.\u003C/em>\u003C/p>\n\u003Cp>This budget places the nearest silk-stroke edge 0.25 mm from the copper-pad edge via the stated mask-opening geometry. It does not make a label readable under a component. For the underlying opening and mask-web decisions, see \u003Ca href=\"/en/blog/solder-mask-clearance-and-dam-rules\">solder-mask clearance and dam rules\u003C/a>.\u003C/p>\n\u003Ch2 id=\"choose-marks-for-their-actual-use\" data-anchor-en=\"choose-marks-for-their-actual-use\">Choose Marks for Their Actual Use\u003C/h2>\n\u003Cp>A board rarely has enough clear surface to label everything equally. Decide who needs each mark and when.\u003C/p>\n\u003Cp>\u003Cstrong>Assembly and inspection marks.\u003C/strong> A reference or orientation indicator should be unambiguous against the applicable drawing and component datasheet. Do not assume that every dot, band or plus sign means the same thing across devices. For a specific part, resolve pin 1 or polarity using the exact manufacturer’s package information and the approved assembly documentation. The related \u003Ca href=\"/en/blog/smt-component-polarity\">SMT component polarity\u003C/a> article addresses interpretation; the silkscreen decision is whether the selected mark survives and remains visible.\u003C/p>\n\u003Cp>\u003Cstrong>Connector and test labels.\u003C/strong> Identify the connector or test point in a position that remains usable with nearby parts installed. For a connector, check both its body and the space occupied by its mating plug or cable. A pin reference hidden by the plugged-in connector may still help during assembly, but it is not a reliable in-service label.\u003C/p>\n\u003Cp>\u003Cstrong>Revision and identification.\u003C/strong> Put the board revision where it can be found without dismantling the product, if that is the project’s requirement. A printed lot or serial identifier can help identify a board, but the marking alone does not establish traceability to production records.\u003C/p>\n\u003Cp>\u003Cstrong>Outlines and graphics.\u003C/strong> Keep outlines where they aid recognition, but do not sacrifice a critical character to preserve a complete decorative box. Lines under a through-hole component can be useful as temporary assembly aids; they should not be treated as marks that remain visible after that component is installed.\u003C/p>\n\u003Ch3 id=\"worked-placement-choice-r17-and-j2\" data-anchor-en=\"worked-placement-choice-r17-and-j2\">Worked placement choice: R17 and J2\u003C/h3>\n\u003Cp>Suppose the R17 reference clears its nearby mask opening under the hypothetical budget, but the component body covers the “17.” Moving the label farther from the pad in the same direction would place it under a connector. Reducing the text makes the CAD view look less crowded but does not solve the obstruction reliably.\u003C/p>\n\u003Cp>A better disposition is to move the complete R17 reference into an adjacent clear area and check that it cannot be mistaken for the neighboring part. If there is no unambiguous space, omit the board reference only with an agreed assembly-document reference; do not leave a partial “R” on the board as though it identified the part.\u003C/p>\n\u003Cp>Now suppose J2’s label fits at a connector corner, but the mating plug covers its pin-1 indicator. Move the indicator to a readable location associated with J2, then verify its meaning against the exact connector datasheet and drawing. If the mark is only needed before mating, record that intended use. If technicians need the information with the connector mated, the placement must serve that condition or the project must approve another way to provide it.\u003C/p>\n\u003Cp>The \u003Ca href=\"/en/blog/assembly-drawing-essentials\">assembly drawing\u003C/a> is a useful fallback for references and orientations that cannot all fit on the board. It is not an automatic replacement for a label that the product’s user or service procedure needs to see.\u003C/p>\n\u003Ch2 id=\"make-text-printable-before-making-it-small\" data-anchor-en=\"make-text-printable-before-making-it-small\">Make Text Printable Before Making It Small\u003C/h2>\n\u003Cp>Ask for the project’s applicable legend rules early enough to influence layout. Text height, stroke width, spacing to openings and board edges, and positive versus reversed text can each affect the result. There is no single size in this article that should be treated as a universal rule.\u003C/p>\n\u003Cp>For ordinary \u003Cstrong>positive text\u003C/strong>, the character strokes themselves are printed. In \u003Cstrong>reversed text\u003C/strong>, the letters are left unprinted within a surrounding printed field. Inspect the actual shapes in either case: narrow gaps can compromise a reversed character, while an undersized positive stroke can compromise the printed letter. A legible-looking font on a monitor is not proof that the production artwork is suitable.\u003C/p>\n\u003Cp>Use the project’s confirmed rules to configure the design checks. When a mark is too crowded:\u003C/p>\n\u003Col>\n\u003Cli>Move it without making its association ambiguous.\u003C/li>\n\u003Cli>Remove nonessential graphics or shorten nonessential wording.\u003C/li>\n\u003Cli>Enlarge or restyle the mark if the space allows.\u003C/li>\n\u003Cli>If the board cannot carry it, document the approved alternative for its intended use.\u003C/li>\n\u003C/ol>\n\u003Cp>Also inspect the actual characters, not merely the text bounding box. A clipped “7,” a missing polarity stroke or a merged reversed letter can change the meaning of a mark even if some ink remains.\u003C/p>\n\u003Ch2 id=\"kicad-10-check-settings-output-and-physical-side\" data-anchor-en=\"kicad-10-check-settings-output-and-physical-side\">KiCad 10: Check Settings, Output and Physical Side\u003C/h2>\n\u003Cp>KiCad 10 provides useful checks, but a clean screen and a passing DRC are not the final approval.\u003C/p>\n\u003Ch3 id=\"configure-and-run-the-relevant-checks\" data-anchor-en=\"configure-and-run-the-relevant-checks\">Configure and run the relevant checks\u003C/h3>\n\u003Cp>In File → Board Setup, set the applicable text and silk-to-silk constraints. Treat the required gap to the actual mask-opening edge as a separate check: verify it with a rule confirmed to measure that boundary, or measure the exported geometry. Run Inspect → Design Rules Checker and review readability violations, including mask-opening and board-edge clipping. A clipping check that finds no intersection does not, by itself, prove the assumed 0.15 mm opening-edge clearance.\u003C/p>\n\u003Cp>Treat the result as a screening tool, not a visibility guarantee. In particular, KiCad’s silk collision check does not report shape-to-shape intersections alone. Review graphics as well as text, and check component and connector obstruction separately.\u003C/p>\n\u003Cp>KiCad’s library convention F5.1 supports keeping important silkscreen and orientation marks visible after assembly. It is a \u003Cstrong>library convention\u003C/strong>, not a factory capability specification or a substitute for the project’s agreed manufacturing rules.\u003C/p>\n\u003Ch3 id=\"distinguish-display-visibility-from-exported-artwork\" data-anchor-en=\"distinguish-display-visibility-from-exported-artwork\">Distinguish display visibility from exported artwork\u003C/h3>\n\u003Cp>A mark can be hidden in the editor display without necessarily answering whether it belongs in the output. Conversely, seeing a mark in the workspace does not establish that it will be plotted.\u003C/p>\n\u003Cp>Check both the layer/object display controls and the footprint field’s own layer and visible/hidden properties. Board-level footprint fields can be edited on the board; graphic footprint text is edited in the footprint editor. Recheck placement and visibility after footprint-library updates, which can change field properties.\u003C/p>\n\u003Cp>Open File → Plot, then verify the selected \u003Cstrong>Include Layers\u003C/strong> and generate the intended front and back artwork. KiCad’s \u003Cstrong>Subtract soldermask from silkscreen\u003C/strong> option removes silk over areas without mask. When using it, inspect the resulting output: a source character that looked complete may now be clipped. This option does not by itself demonstrate compliance with every separately agreed clearance or readability requirement.\u003C/p>\n\u003Cp>Open the exported files in a Gerber viewer and compare silk with the corresponding mask and copper layers. Check whether the critical characters are complete, on the intended side and associated with the right parts.\u003C/p>\n\u003Ch3 id=\"review-the-back-from-the-back\" data-anchor-en=\"review-the-back-from-the-back\">Review the back from the back\u003C/h3>\n\u003Cp>Label views by side and inspect bottom markings as they would be read while looking at the physical back of the board. A through-board top-view display can make a correctly intended bottom mark appear confusing.\u003C/p>\n\u003Cp>KiCad includes readability checks for mirrored front text and non-mirrored back text; their default severity is \u003Cstrong>Ignore\u003C/strong>. Set and review those checks as appropriate for the project. Correct the relevant text or view issue, then inspect the exported artwork. Do not blindly mirror every bottom export: an extra mirroring step can create the error it was meant to prevent.\u003C/p>\n\u003Ch2 id=\"review-mark-survival-through-release\" data-anchor-en=\"review-mark-survival-through-release\">Review Mark Survival Through Release\u003C/h2>\n\u003Cp>Use a short review record for critical marks, not just a screenshot of the CAD workspace.\u003C/p>\n\u003Ctable>\n\u003Cthead>\n\u003Ctr>\n\u003Cth>Stage\u003C/th>\n\u003Cth>Evidence and responsible review\u003C/th>\n\u003Cth>Corrective action if it fails\u003C/th>\n\u003C/tr>\n\u003C/thead>\n\u003Ctbody>\u003Ctr>\n\u003Ctd>\u003Cstrong>CAD\u003C/strong>\u003C/td>\n\u003Ctd>Designer checks mark identity, footprint fields, constraints, openings, body envelopes and intended side.\u003C/td>\n\u003Ctd>Move, enlarge or revise the mark; resolve orientation against the drawing and exact part information.\u003C/td>\n\u003C/tr>\n\u003Ctr>\n\u003Ctd>\u003Cstrong>Export\u003C/strong>\u003C/td>\n\u003Ctd>Designer checks front/back Gerbers with mask and copper in a viewer.\u003C/td>\n\u003Ctd>Correct layer selection, visibility, plotting or geometry and regenerate the affected files.\u003C/td>\n\u003C/tr>\n\u003Ctr>\n\u003Ctd>\u003Cstrong>CAM\u003C/strong>\u003C/td>\n\u003Ctd>Designer and fabricator compare submitted and proposed production artwork when that evidence is available.\u003C/td>\n\u003Ctd>Flag clipped or removed critical characters; agree on a correction rather than accepting changed meaning silently.\u003C/td>\n\u003C/tr>\n\u003Ctr>\n\u003Ctd>\u003Cstrong>Assembled view\u003C/strong>\u003C/td>\n\u003Ctd>Assembly or product owner checks body and mating-connector obstruction against the intended use.\u003C/td>\n\u003Ctd>Relocate the mark or approve a suitable drawing or other reference; hold release if the essential information remains ambiguous.\u003C/td>\n\u003C/tr>\n\u003C/tbody>\u003C/table>\n\u003Cp>For a proposed move or deletion, record the mark or reference, affected artwork and drawing revisions, intended use, proposed change, responsible approver and approval state. A harmless shortening of a decorative outline is not equivalent to removing a pin reference. Meaning-changing edits need the designer’s or customer’s authorization before the affected release proceeds.\u003C/p>\n\u003Cp>When final CAM artwork is not available for review, agree on how critical clipping or changes will be communicated. For especially important in-service markings, plan an appropriate populated-board inspection; a bare-board review cannot establish visibility through an installed assembly.\u003C/p>\n\u003Ch2 id=\"turn-the-review-into-a-useful-aptpcb-rfq\" data-anchor-en=\"turn-the-review-into-a-useful-aptpcb-rfq\">Turn the Review Into a Useful APTPCB RFQ\u003C/h2>\n\u003Cp>For the hypothetical R17/J2 board, send the front and back silk, mask and copper artwork with the board outline, revision, assembly drawing and a short critical-mark list. Identify:\u003C/p>\n\u003Cul>\n\u003Cli>R17 as a reference that must remain complete and clearly associated with its part.\u003C/li>\n\u003Cli>J2 identification and pin-1 information, including whether each must be visible with the connector mated.\u003C/li>\n\u003Cli>The assumed mask expansion, requested silk-to-opening clearance and chosen placement margin, with their measurement boundaries.\u003C/li>\n\u003Cli>The actual text and stroke dimensions used, including any reversed text.\u003C/li>\n\u003Cli>The requested handling of clipped characters and who approves any move or deletion.\u003C/li>\n\u003C/ul>\n\u003Cp>In the \u003Ca href=\"/en/quote\">quote request\u003C/a>, ask APTPCB to confirm the applicable project rules and how proposed CAM changes to those marks will be handled. Use \u003Ca href=\"/en/contact\">contact\u003C/a> for an engineering clarification if the quote context is not sufficient.\u003C/p>\n\u003Cp>The release decision is conditional: if the proposed R17 text or clearance cannot be supported, relocate or rework it and regenerate the artwork. If J2’s required pin reference is hidden after mating, move it or obtain approval for another usable reference. If a critical mark’s meaning cannot be preserved or its disposition is unresolved, hold that part of the release rather than assuming fabrication will repair it.\u003C/p>\n\u003Cdiv data-component=\"BlogQuickQuoteInline\">\u003C/div>\n\n\u003Cp>\u003Cstrong>Source basis:\u003C/strong> KiCad 10.0 PCB Editor Manual — Constraints, Readability DRC Checks, Plotting Options and Footprint Fields; KiCad Library Conventions — F5.1 Silkscreen Layer Requirements. For a specific component’s orientation, use the exact manufacturer’s datasheet for the selected package.\u003C/p>\n\n\u003Csection class=\"related-links\" aria-label=\"Related\">\u003Ch3>Related links\u003C/h3>\u003Cul>\u003Cli>\u003Ca href=\"/en/blog/solder-mask-clearance-and-dam-rules\">solder-mask clearance and dam rules\u003C/a>\u003C/li>\u003Cli>\u003Ca href=\"/en/blog/smt-component-polarity\">SMT component polarity\u003C/a>\u003C/li>\u003Cli>\u003Ca href=\"/en/blog/assembly-drawing-essentials\">assembly drawing\u003C/a>\u003C/li>\u003Cli>\u003Ca href=\"/en/quote\">quote request\u003C/a>\u003C/li>\u003Cli>\u003Ca href=\"/en/contact\">contact\u003C/a>\u003C/li>\u003C/ul>\u003C/section>",[14,17,20,23,26,29],{"id":15,"text":16},"separate-the-four-edges-that-matter","Separate the Four Edges That Matter",{"id":18,"text":19},"choose-marks-for-their-actual-use","Choose Marks for Their Actual Use",{"id":21,"text":22},"make-text-printable-before-making-it-small","Make Text Printable Before Making It Small",{"id":24,"text":25},"kicad-10-check-settings-output-and-physical-side","KiCad 10: Check Settings, Output and Physical Side",{"id":27,"text":28},"review-mark-survival-through-release","Review Mark Survival Through Release",{"id":30,"text":31},"turn-the-review-into-a-useful-aptpcb-rfq","Turn the Review Into a Useful APTPCB RFQ",[33,34,35],"PCB silkscreen","legend printing","silkscreen clearance","pcb-silkscreen-guide",{"blog":38,"breadcrumb":47,"faq":61},{"@context":39,"@type":40,"headline":4,"description":5,"image":8,"url":41,"datePublished":6,"dateModified":6,"timeRequired":11,"keywords":42,"articleSection":7,"author":43,"publisher":46},"https://schema.org","BlogPosting","https://aptpcb.com/en/blog/pcb-silkscreen-guide","PCB silkscreen, legend printing, silkscreen clearance",{"@type":44,"name":45},"Organization","APTPCB",{"@type":44,"name":45},{"@context":39,"@type":48,"itemListElement":49},"BreadcrumbList",[50,55,59],{"@type":51,"position":52,"name":53,"item":54},"ListItem",1,"Home","https://aptpcb.com/",{"@type":51,"position":56,"name":57,"item":58},2,"Blog","https://aptpcb.com/en/blog",{"@type":51,"position":60,"name":36,"item":41},3,null,{"pcbManufacturingColumns":63,"capabilityColumns":191,"resourceColumns":227,"pcbaColumns":271},[64,112,141,170],{"heading":65,"links":66},"PCB Product Families",[67,70,73,76,79,82,85,88,91,94,97,100,103,106,109],{"label":68,"path":69},"FR-4 PCB","/pcb/fr4-pcb",{"label":71,"path":72},"High-Speed PCB","/pcb/high-speed-pcb",{"label":74,"path":75},"Multilayer PCB","/pcb/multilayer-pcb",{"label":77,"path":78},"HDI PCB","/pcb/hdi-pcb",{"label":80,"path":81},"Flexible PCB","/pcb/flex-pcb",{"label":83,"path":84},"Rigid Flex PCB","/pcb/rigid-flex-pcb",{"label":86,"path":87},"Ceramic PCB","/pcb/ceramic-pcb",{"label":89,"path":90},"Heavy Copper PCB","/pcb/heavy-copper-pcb",{"label":92,"path":93},"High Thermal PCB","/pcb/high-thermal-pcb",{"label":95,"path":96},"Antenna PCB","/pcb/antenna-pcb",{"label":98,"path":99},"High Frequency PCB","/pcb/high-frequency-pcb",{"label":101,"path":102},"Microwave PCB","/pcb/microwave-pcb",{"label":104,"path":105},"Metal Core PCB","/pcb/metal-core-pcb",{"label":107,"path":108},"High-Tg PCB","/pcb/high-tg-pcb",{"label":110,"path":111},"Backplane PCB","/pcb/backplane-pcb",{"sections":113},[114],{"heading":115,"links":116},"RF & Materials",[117,120,123,126,129,132,135,138],{"label":118,"path":119},"Rogers PCB","/materials/rf-rogers",{"label":121,"path":122},"Taconic PCB","/materials/taconic-pcb",{"label":124,"path":125},"Teflon PCB","/materials/teflon-pcb",{"label":127,"path":128},"Arlon PCB","/materials/arlon-pcb",{"label":130,"path":131},"Megtron PCB","/materials/megtron-pcb",{"label":133,"path":134},"ISOLA PCB","/materials/isola-pcb",{"label":136,"path":137},"Spread Glass FR-4","/materials/spread-glass-fr4",{"label":139,"path":140},"Impedance Control","/pcb/pcb-impedance-control",{"sections":142},[143],{"heading":144,"links":145},"Manufacturing / Stackups",[146,149,152,155,158,161,164,167],{"label":147,"path":148},"Quickturn Prototypes","/pcb/quick-turn-pcb",{"label":150,"path":151},"NPI & Small Batch (PCB)","/pcb/npi-small-batch-pcb-manufacturing",{"label":153,"path":154},"High-Volume Production","/pcb/mass-production-pcb-manufacturing",{"label":156,"path":157},"High Layer Count PCB","/pcb/high-layer-count-pcb",{"label":159,"path":160},"PCB Fabrication Process","/pcb/pcb-fabrication-process",{"label":162,"path":163},"Advanced PCB Manufacturing","/pcb/advanced-pcb-manufacturing",{"label":165,"path":166},"Special PCB Manufacturing","/pcb/special-pcb-manufacturing",{"label":168,"path":169},"Multi-Layer Laminated Structure","/pcb/multilayer-pcb-lamination-services",{"heading":171,"links":172},"Specialties & Resources",[173,176,179,182,185,188],{"label":174,"path":175},"PCB Design & Layout Services","/pcba/pcb-design-services",{"label":177,"path":178},"PCB Surface Finishes","/pcb/pcb-surface-finishes",{"label":180,"path":181},"PCB Drilling & Vias","/pcb/pcb-drilling",{"label":183,"path":184},"PCB Stackup","/pcb/pcb-stack-up",{"label":186,"path":187},"PCB Profiling","/pcb/pcb-profiling",{"label":189,"path":190},"Quality & Inspection","/pcb/pcb-quality",[192,197,202,207,212,217,222],{"links":193},[194],{"label":195,"path":196},"Rigid PCB Capability","/capabilities/rigid-pcb",{"links":198},[199],{"label":200,"path":201},"Rigid-Flex Capability","/capabilities/rigid-flex-pcb",{"links":203},[204],{"label":205,"path":206},"Flex PCB Capability","/capabilities/flex-pcb",{"links":208},[209],{"label":210,"path":211},"HDI PCB Capability","/capabilities/hdi-pcb",{"links":213},[214],{"label":215,"path":216},"Metal PCB Capability","/capabilities/metal-pcb",{"links":218},[219],{"label":220,"path":221},"Ceramic PCB Capability","/capabilities/ceramic-pcb",{"links":223},[224],{"label":225,"path":226},"Heavy Copper PCB Capability","/capabilities/heavy-copper-pcb",[228,239,263],{"heading":229,"links":230},"Downloads",[231,234,237],{"label":232,"path":233},"Materials Datasheet / Processing Notes","/resources/downloads-materials",{"label":235,"path":236},"PCB DFM Guidelines","/resources/dfm-guidelines",{"label":168,"path":238},"/pcb/multi-layer-laminated-structure",{"heading":240,"links":241},"Tools",[242,245,248,251,254,257,260],{"label":243,"path":244},"Gerber Viewer","/tools/gerber-viewer",{"label":246,"path":247},"PCB Viewer","/tools/pcb-viewer",{"label":249,"path":250},"BOM Viewer","/tools/bom-viewer",{"label":252,"path":253},"3D Viewer","/tools/3d-viewer",{"label":255,"path":256},"Circuit Simulator","/tools/circuit-simulator",{"label":258,"path":259},"Impedance Calculator","/tools/impedance-calculator",{"label":261,"path":262},"Trace Width Calculator","/tools/trace-width-calculator",{"heading":264,"links":265},"FAQ & Blog",[266,269],{"label":267,"path":268},"FAQ","/resources/faq",{"label":57,"path":270},"/blog",[272,302,328,361],{"heading":273,"links":274},"Core Services",[275,278,281,284,287,290,293,296,299],{"label":276,"path":277},"Turnkey PCB Assembly","/pcba/turnkey-assembly",{"label":279,"path":280},"NPI & Small Batch PCB Assembly","/pcba/npi-assembly",{"label":282,"path":283},"Mass Production PCB Assembly","/pcba/mass-production",{"label":285,"path":286},"Flex & Rigid-Flex PCB Assembly","/pcba/flex-rigid-flex",{"label":288,"path":289},"SMT & Through-Hole Assembly","/pcba/smt-tht",{"label":291,"path":292},"BGA PCB Assembly","/pcba/bga-qfn-fine-pitch",{"label":294,"path":295},"Components & BOM Management","/pcba/components-bom",{"label":297,"path":298},"Box Build Assembly","/pcba/box-build-assembly",{"label":300,"path":301},"PCB Assembly Testing & Quality","/pcba/testing-quality",{"heading":303,"links":304},"Supporting Services",[305,307,310,313,316,319,322,325],{"label":306,"path":175},"PCB Design & Layout",{"label":308,"path":309},"Every Support Touchpoint","/pcba/support-services",{"label":311,"path":312},"Stencil Lab","/pcba/pcb-stencil",{"label":314,"path":315},"Components Sourcing","/pcba/component-sourcing",{"label":317,"path":318},"IC Programming","/pcba/ic-programming",{"label":320,"path":321},"Conformal Coating","/pcba/pcb-conformal-coating",{"label":323,"path":324},"Selective Soldering","/pcba/pcb-selective-soldering",{"label":326,"path":327},"BGA Reballing","/pcba/bga-reballing",{"heading":329,"links":330},"Quality & Testing",[331,334,337,340,343,346,349,352,355,358],{"label":332,"path":333},"Quality Inspection","/pcba/quality-system",{"label":335,"path":336},"First Article Inspection (FAI)","/pcba/first-article-inspection",{"label":338,"path":339},"Solder Paste Inspection (SPI)","/pcba/spi-inspection",{"label":341,"path":342},"AOI Optical Inspection","/pcba/aoi-inspection",{"label":344,"path":345},"X-Ray / CT Inspection","/pcba/xray-inspection",{"label":347,"path":348},"ICT In-Circuit Testing","/pcba/ict-test",{"label":350,"path":351},"Flying Probe Testing","/pcba/flying-probe-testing",{"label":353,"path":354},"FCT / Functional Testing","/pcba/fct-test",{"label":356,"path":357},"Final Inspection & Packing","/pcba/final-quality-inspection",{"label":359,"path":360},"Incoming Quality Control","/pcba/incoming-quality-control",{"heading":362,"linkClass":363,"links":364},"Industry Applications (Entry)","text-nowrap",[365,368,371,374,377,380,383,386,389,392,395],{"label":366,"path":367},"Server / Data Center","/industries/server-data-center-pcb",{"label":369,"path":370},"Automotive / EV","/industries/automotive-electronics-pcb",{"label":372,"path":373},"Medical","/industries/medical-pcb",{"label":375,"path":376},"Telecom / 5G","/industries/communication-equipment-pcb",{"label":378,"path":379},"Aerospace & Defense","/industries/aerospace-defense-pcb",{"label":381,"path":382},"Drone / UAV","/industries/drone-uav-pcb",{"label":384,"path":385},"Industrial Control & Automation","/industries/industrial-control-pcb",{"label":387,"path":388},"Power & New Energy","/industries/power-energy-pcb",{"label":390,"path":391},"Robotics & Automation","/industries/robotics-pcb",{"label":393,"path":394},"Security / Security Equipment","/industries/security-equipment-pcb",{"label":396,"path":397},"PCB Industry Overview →","/pcb-industry-solutions",1793859426167]