[{"data":1,"prerenderedAt":404},["ShallowReactive",2],{"blog-what-is-a-backplane-en":3,"header-nav-en":68},{"title":4,"description":5,"date":6,"lastUpdated":6,"category":7,"image":8,"readingTime":9,"wordCount":10,"timeRequired":11,"htmlContent":12,"tableOfContents":13,"tags":38,"slug":42,"jsonld":43},"What Is a Backplane PCB? A Design and Procurement Guide","A backplane connects plug-in modules. Define connector fit, topology, signal channels, power and verification for the actual system.","2026-11-04","manufacturing","/assets/img/blogs/2026/11/b04-backplane-concept.svg",11,2144,"PT11M","\u003Cp>A backplane is a circuit board that connects plug-in cards or modules through mating connectors. It provides electrical paths between those modules and, in some systems, distributes power to them. Its other job is mechanical: the connectors must align with the cards and enclosure closely enough for reliable mating without excessive stress.\u003C/p>\n\u003Cp>A backplane is not necessarily a shared bus, a high-speed board, or a power-distribution board. It can use shared signals, point-to-point links, or a combination. The terms \u003Cem>passive\u003C/em>, \u003Cem>active\u003C/em>, and \u003Cem>midplane\u003C/em> describe useful architectural distinctions, but none establishes a particular speed, topology, or power configuration.\u003C/p>\n\u003Ch2 id=\"how-cards-and-connectors-work-together\" data-anchor-en=\"how-cards-and-connectors-work-together\">How cards and connectors work together\u003C/h2>\n\u003Cp>A typical system has a backplane fixed inside a chassis. Individual cards slide into guides and mate with connectors on that board. The backplane traces then connect assigned contacts to other slots, a controller, a power input, or an external interface.\u003C/p>\n\u003Cp>Depending on the architecture, those contacts may carry:\u003C/p>\n\u003Cul>\n\u003Cli>Control, status, clock, or low-speed communication signals.\u003C/li>\n\u003Cli>High-speed point-to-point links between specified ports.\u003C/li>\n\u003Cli>Signals shared among several cards.\u003C/li>\n\u003Cli>Power and associated return currents.\u003C/li>\n\u003Cli>Identification or presence-detection signals.\u003C/li>\n\u003C/ul>\n\u003Cp>Not every slot needs the same assignments. One slot might hold a controller while the others accept interchangeable I/O cards. The connector keying and pin assignments must prevent—or at least clearly address—the consequences of inserting the wrong card into a slot.\u003C/p>\n\u003Cfigure>\n  \u003Cimg src=\"/assets/img/blogs/2026/11/b04-backplane-photo.jpg\" alt=\"Both sides of an older ISA backplane circuit board\">\n  \u003Cfigcaption>Both sides of an older ISA backplane, photographed by Rackmount-guy / David Lippincott. This unmodified photograph is not APTPCB work and is not evidence of a modern high-speed design or a test result. \u003Ca href=\"/assets/credits/isa-backplane-credit.txt\">Image credit and license\u003C/a> (CC BY 3.0).\u003C/figcaption>\n\u003C/figure>\n\n\u003Cp>The photo illustrates a physical backplane, not a template for every system. Connector type, card orientation, signal routing, and power arrangements vary with the equipment.\u003C/p>\n\u003Cfigure>\n  \u003Cimg src=\"/assets/img/blogs/2026/11/b04-backplane-concept.svg\" alt=\"Conceptual illustration of modules connected through a backplane\">\n  \u003Cfigcaption>Conceptual backplane illustration; it is not a physical design or a dimensioned construction drawing.\u003C/figcaption>\n\u003C/figure>\n\n\u003Ch2 id=\"passive-active-and-midplane-what-the-names-mean\" data-anchor-en=\"passive-active-and-midplane-what-the-names-mean\">Passive, active, and midplane: what the names mean\u003C/h2>\n\u003Cp>A \u003Cstrong>passive backplane\u003C/strong> primarily interconnects its ports without actively processing the signals on those paths. It can still contain passive components, such as resistors or capacitors, if the design calls for them. Passive does not mean slow: a passive board can carry high-speed point-to-point links, provided the complete channel meets its requirements.\u003C/p>\n\u003Cp>An \u003Cstrong>active backplane\u003C/strong> includes active circuitry that participates in a function such as switching, buffering, signal conditioning, control, or power management. Adding active devices changes the design boundary: components need power, thermal provisions, assembly controls, and a way to test their operation. The word \u003Cem>active\u003C/em> alone does not say which of those functions are present.\u003C/p>\n\u003Cp>A \u003Cstrong>midplane\u003C/strong> generally sits between modules that connect from opposite sides. This packaging choice can help organize a system with accessible modules on both sides, but it also makes connector placement, clearance, assembly access, and airflow more involved. A midplane can be passive or active.\u003C/p>\n\u003Cp>These descriptions are not specifications. Intel’s \u003Cem>Server System SR2500AL Technical Product Specification\u003C/em>, revision 1.6, describes passive SATA/SAS and active SAS/RAID mid-plane options for one server system. That is an example of how one product uses the terms, not a rule for other backplanes.\u003C/p>\n\u003Cp>For an RFQ or design review, replace the label with the actual slot map, connections, components, and operating requirements.\u003C/p>\n\u003Ch2 id=\"start-with-the-mechanical-fit\" data-anchor-en=\"start-with-the-mechanical-fit\">Start with the mechanical fit\u003C/h2>\n\u003Cp>A backplane can pass an electrical test and still fail in the chassis. Before routing, define how each card reaches its connector and what supports it before, during, and after mating.\u003C/p>\n\u003Cp>The mechanical handoff should identify:\u003C/p>\n\u003Col>\n\u003Cli>\u003Cstrong>Mating parts:\u003C/strong> connector manufacturer, part numbers, revisions, keying, orientation, and the corresponding card-side parts.\u003C/li>\n\u003Cli>\u003Cstrong>Reference geometry:\u003C/strong> board outline, datum scheme, mounting holes, slot pitch, connector location and orientation, card-guide positions, and enclosure interfaces.\u003C/li>\n\u003Cli>\u003Cstrong>Board and connector fit:\u003C/strong> board thickness range, connector mounting method, hole or pad requirements, and applicable connector drawings.\u003C/li>\n\u003Cli>\u003Cstrong>Clearance:\u003C/strong> component height, connector shrouds, fasteners, extraction hardware, neighboring cards, and access for assembly and service.\u003C/li>\n\u003Cli>\u003Cstrong>Loads:\u003C/strong> expected insertion and extraction forces, support points, retention, and limits on board flex.\u003C/li>\n\u003C/ol>\n\u003Cp>Use the connector manufacturer’s current drawings for the actual selected parts. For a press-fit connector, finished-hole requirements matter: nominal drill size alone is not an acceptance criterion. The connector supplier’s requirements and the PCB fabrication tolerances must be reconciled, including plating effects and the finished-hole range.\u003C/p>\n\u003Cp>Treat alignment as a tolerance stack, not as a set of nominal coordinates. Board position, mounting-hole tolerance, connector placement, card-guide position, card thickness, and chassis variation can all contribute to mating error. A three-dimensional assembly model and a fit check with representative parts can expose interference or excessive misalignment before production.\u003C/p>\n\u003Cp>If a fit check fails, do not immediately enlarge holes or shift a footprint. Identify which datum or tolerance contributed to the mismatch, check the mating-part revisions, and agree on a controlled drawing change. A local mechanical fix can alter connector reliability or card alignment elsewhere.\u003C/p>\n\u003Ch2 id=\"define-the-topology-before-choosing-routing-rules\" data-anchor-en=\"define-the-topology-before-choosing-routing-rules\">Define the topology before choosing routing rules\u003C/h2>\n\u003Cp>The schematic and slot map should say which ports communicate and whether each connection is shared or point-to-point. For each important path, identify the source, destination, connector transitions, card-side routing, and any required components.\u003C/p>\n\u003Cp>A shared bus can have stubs and loading from multiple cards. A point-to-point link has a different set of concerns, but it still includes more than the trace on the backplane: card traces, connector contacts, vias, launches, and terminations all contribute to the channel.\u003C/p>\n\u003Cp>For demanding links, agree on a channel budget that includes the relevant limits for loss, reflections, crosstalk, timing, and other requirements imposed by the interface. Then decide who owns each portion of the budget. A short backplane trace cannot compensate automatically for an unsuitable connector or a long card-side route.\u003C/p>\n\u003Cp>Practical review questions include:\u003C/p>\n\u003Cul>\n\u003Cli>Are connector pin assignments compatible with the required signal and return paths?\u003C/li>\n\u003Cli>Do differential pairs have a continuous reference path, including through layer transitions?\u003C/li>\n\u003Cli>Are via stubs, connector breakouts, unused branches, and adjacent channels accounted for?\u003C/li>\n\u003Cli>Where are termination and any required coupling components located?\u003C/li>\n\u003Cli>Which operating modes and slot populations create the worst channel conditions?\u003C/li>\n\u003Cli>Is the planned analysis based on the actual connector and board construction data?\u003C/li>\n\u003C/ul>\n\u003Cp>Routing length is important, but “make every trace short” is not a complete design rule. Length matching, allowable skew, loss, and topology depend on the interface and its specified limits. If analysis shows insufficient margin, options might include changing the connector pinout, shortening or reassigning a route, revising the stackup, or changing the architecture. Adding an active device is another architectural choice, not a universal cure.\u003C/p>\n\u003Cp>Amphenol’s \u003Cem>Backplane vs. Cabled Backplane System\u003C/em> discusses PCB and cabled approaches to interconnection. For either approach, qualify the particular connector and channel in the intended system rather than assuming a product category guarantees performance.\u003C/p>\n\u003Ch2 id=\"power-return-paths-and-heat-are-separate-decisions\" data-anchor-en=\"power-return-paths-and-heat-are-separate-decisions\">Power, return paths, and heat are separate decisions\u003C/h2>\n\u003Cp>Some backplanes distribute power; others do not. When power is present, the design needs an explicit map of inputs, outputs, returns, protection, and permissible slot loads.\u003C/p>\n\u003Cp>For each rail, document the voltage range, current demand, startup or transient conditions, and which cards consume or supply it. Check connector contact ratings under the actual operating conditions. Ratings may depend on temperature, neighboring loaded contacts, airflow, and the connector manufacturer’s stated derating rules. Do not assume that adding contacts in parallel automatically produces an equal current split.\u003C/p>\n\u003Cp>Power-integrity work also includes the distribution path: copper geometry, return paths, decoupling allocation, voltage drop, and the behavior of the source and loads. If the system must tolerate a card fault, hot insertion, or supply redundancy, define those requirements explicitly; they require more than a nominal current total.\u003C/p>\n\u003Cp>Thermal review must consider heat from connector contacts, copper losses, components on an active backplane, and nearby cards. Card spacing and enclosure airflow affect the result. A midplane with modules on both sides can make airflow paths and access especially important to verify.\u003C/p>\n\u003Cp>For a power-focused architecture, see \u003Ca href=\"/en/blog/redundant-psu-backplane-design\">redundant PSU backplane design\u003C/a>. That discussion should not replace the current, protection, and fault analysis for the specific system.\u003C/p>\n\u003Ch2 id=\"hypothetical-example-a-modular-instrument\" data-anchor-en=\"hypothetical-example-a-modular-instrument\">Hypothetical example: a modular instrument\u003C/h2>\n\u003Cp>\u003Cstrong>Invented example and assumptions:\u003C/strong> A proposed instrument has one controller card and four interchangeable measurement cards. All five cards plug into a mechanically supported backplane. The controller communicates with each measurement card over a separate point-to-point link. The backplane also distributes power from an external supply. No interface speed, connector family, stackup, current rating, or performance result is assumed here.\u003C/p>\n\u003Cp>A useful design sequence would be:\u003C/p>\n\u003Col>\n\u003Cli>\u003Cstrong>Allocate the slots.\u003C/strong> Define a controller slot and four measurement-card slots, including card-side orientation and keying. Decide whether the cards are truly interchangeable and what prevents an incompatible insertion.\u003C/li>\n\u003Cli>\u003Cstrong>Map each link.\u003C/strong> Assign the controller-to-card connections and their return paths. Record the card-side and backplane-side portions of each channel rather than treating the backplane in isolation.\u003C/li>\n\u003Cli>\u003Cstrong>Allocate power.\u003C/strong> Define the external supply connection, each card’s demand, return contacts, protection strategy, and required behavior during startup or a card fault.\u003C/li>\n\u003Cli>\u003Cstrong>Check the enclosure.\u003C/strong> Model card guides, connector locations, mounting points, service access, and airflow. Evaluate the worst-case alignment across the stated tolerances.\u003C/li>\n\u003Cli>\u003Cstrong>Set verification criteria.\u003C/strong> Agree on the electrical, mechanical, and thermal checks before ordering hardware. If a channel or fit check fails, revise the responsible interface and repeat the affected checks.\u003C/li>\n\u003C/ol>\n\u003Cp>This example describes a possible architecture, not a measured instrument or an APTPCB product. A different instrument could use a shared bus, omit power distribution, or place active circuitry on the backplane.\u003C/p>\n\u003Ch2 id=\"turn-the-design-into-a-testable-rfq\" data-anchor-en=\"turn-the-design-into-a-testable-rfq\">Turn the design into a testable RFQ\u003C/h2>\n\u003Cp>A fabrication or assembly quote is more useful when the supplier can distinguish requirements from open decisions. The table below is a transfer checklist, not a claim that every project needs every test or that a particular service is available.\u003C/p>\n\u003Ctable>\n\u003Cthead>\n\u003Ctr>\n\u003Cth>Handoff item\u003C/th>\n\u003Cth>Include when applicable\u003C/th>\n\u003Cth>Condition or acceptance limit to define\u003C/th>\n\u003C/tr>\n\u003C/thead>\n\u003Ctbody>\u003Ctr>\n\u003Ctd>Fabrication package\u003C/td>\n\u003Ctd>Revision-controlled manufacturing data, board outline, drill data, and netlist\u003C/td>\n\u003Ctd>Approved revision, finished dimensions, material and construction requirements, and disposition of conflicts\u003C/td>\n\u003C/tr>\n\u003Ctr>\n\u003Ctd>Connector interface\u003C/td>\n\u003Ctd>Exact mating parts, drawings, footprints, mounting method, and slot map\u003C/td>\n\u003Ctd>Finished-hole or pad requirements, placement tolerances, board thickness, and permitted mating alignment\u003C/td>\n\u003C/tr>\n\u003Ctr>\n\u003Ctd>Stackup and routing\u003C/td>\n\u003Ctd>Proposed layer arrangement, impedance-controlled nets, and critical paths\u003C/td>\n\u003Ctd>Target impedance, tolerance, reference layers, and approved substitutions; reconcile with the fabricator before release\u003C/td>\n\u003C/tr>\n\u003Ctr>\n\u003Ctd>Signal channels\u003C/td>\n\u003Ctd>Endpoints, topology, interface requirements, and connector data\u003C/td>\n\u003Ctd>Channel limits and analysis or measurement method, including the portions outside the backplane\u003C/td>\n\u003C/tr>\n\u003Ctr>\n\u003Ctd>Power and thermal\u003C/td>\n\u003Ctd>Rail map, current and transient assumptions, card population, and cooling conditions\u003C/td>\n\u003Ctd>Voltage-drop, temperature, contact-loading, and fault-behavior limits appropriate to the system\u003C/td>\n\u003C/tr>\n\u003Ctr>\n\u003Ctd>Assembly\u003C/td>\n\u003Ctd>BOM, approved alternatives, placement data, polarity, connector orientation, and assembly drawings\u003C/td>\n\u003Ctd>Process constraints, inspection criteria, and any restrictions from component suppliers\u003C/td>\n\u003C/tr>\n\u003Ctr>\n\u003Ctd>Verification\u003C/td>\n\u003Ctd>Bare-board electrical test needs, mechanical checks, and any assembly or system tests\u003C/td>\n\u003Ctd>Test scope, fixture or coupon requirements, sampling, pass/fail criteria, and responsibility for resolving failures\u003C/td>\n\u003C/tr>\n\u003C/tbody>\u003C/table>\n\u003Cp>The stackup should be a controlled agreement, not an isolated line in a layout tool. Board thickness and plating affect connector fit; dielectric and copper construction affect impedance and loss. If the proposed construction cannot meet a fabrication constraint, evaluate the effect on both mechanical fit and electrical performance before accepting a substitution. The \u003Ca href=\"/en/blog/pcb-stackup-design\">PCB stackup design\u003C/a> article provides additional context.\u003C/p>\n\u003Cp>For an assembled backplane, separate three questions: does the bare board match the intended netlist, are the parts correctly installed, and does the complete system operate within its requirements? A bare-board continuity test does not establish signal-channel margin. Likewise, a coupon or fixture measurement is useful only if its structure, measurement method, and acceptance criteria are agreed in advance.\u003C/p>\n\u003Cp>For a higher-speed example of channel-specific planning, see \u003Ca href=\"/en/blog/pcie-gen6-backplane-pcb-prototype\">PCIe Gen 6 backplane PCB prototyping\u003C/a>. The relevant limits must still come from the selected interface and system design.\u003C/p>\n\u003Ch2 id=\"resolve-exceptions-before-release\" data-anchor-en=\"resolve-exceptions-before-release\">Resolve exceptions before release\u003C/h2>\n\u003Cp>If information is missing, mark it as \u003Cstrong>to be agreed\u003C/strong> rather than silently applying a generic value. Ask for a design review when connector hole requirements conflict with the proposed fabrication tolerances, when the impedance target conflicts with the thickness needed for mating, or when a critical channel has no budget for the card and connector portions.\u003C/p>\n\u003Cp>For a failed prototype, preserve the board revision, test setup, slot population, and failure location. First distinguish a manufacturing or assembly discrepancy from an inadequate design assumption. Then correct the controlled documents and repeat the affected verification; a one-board rework is not, by itself, evidence that the released design is robust.\u003C/p>\n\u003Cp>When the package is ready, submit the controlled files and open questions through \u003Ca href=\"/en/quote\">APTPCB’s quote page\u003C/a>. For unresolved interface or handoff questions, use \u003Ca href=\"/en/contact\">contact\u003C/a> before treating an assumption as an acceptance requirement.\u003C/p>\n\u003Cdiv data-component=\"BlogQuickQuoteInline\">\u003C/div>\n\u003Csection class=\"related-links\" aria-label=\"Related\">\u003Ch3>Related links\u003C/h3>\u003Cul>\u003Cli>\u003Ca href=\"/en/blog/redundant-psu-backplane-design\">redundant PSU backplane design\u003C/a>\u003C/li>\u003Cli>\u003Ca href=\"/en/blog/pcb-stackup-design\">PCB stackup design\u003C/a>\u003C/li>\u003Cli>\u003Ca href=\"/en/blog/pcie-gen6-backplane-pcb-prototype\">PCIe Gen 6 backplane PCB prototyping\u003C/a>\u003C/li>\u003Cli>\u003Ca href=\"/en/quote\">APTPCB’s quote page\u003C/a>\u003C/li>\u003Cli>\u003Ca href=\"/en/contact\">contact\u003C/a>\u003C/li>\u003C/ul>\u003C/section>",[14,17,20,23,26,29,32,35],{"id":15,"text":16},"how-cards-and-connectors-work-together","How cards and connectors work together",{"id":18,"text":19},"passive-active-and-midplane-what-the-names-mean","Passive, active, and midplane: what the names mean",{"id":21,"text":22},"start-with-the-mechanical-fit","Start with the mechanical fit",{"id":24,"text":25},"define-the-topology-before-choosing-routing-rules","Define the topology before choosing routing rules",{"id":27,"text":28},"power-return-paths-and-heat-are-separate-decisions","Power, return paths, and heat are separate decisions",{"id":30,"text":31},"hypothetical-example-a-modular-instrument","Hypothetical example: a modular instrument",{"id":33,"text":34},"turn-the-design-into-a-testable-rfq","Turn the design into a testable RFQ",{"id":36,"text":37},"resolve-exceptions-before-release","Resolve exceptions before release",[39,40,41],"backplane PCB","backplane design","connectors","what-is-a-backplane",{"blog":44,"breadcrumb":53,"faq":67},{"@context":45,"@type":46,"headline":4,"description":5,"image":8,"url":47,"datePublished":6,"dateModified":6,"timeRequired":11,"keywords":48,"articleSection":7,"author":49,"publisher":52},"https://schema.org","BlogPosting","https://aptpcb.com/en/blog/what-is-a-backplane","backplane PCB, backplane design, connectors",{"@type":50,"name":51},"Organization","APTPCB",{"@type":50,"name":51},{"@context":45,"@type":54,"itemListElement":55},"BreadcrumbList",[56,61,65],{"@type":57,"position":58,"name":59,"item":60},"ListItem",1,"Home","https://aptpcb.com/",{"@type":57,"position":62,"name":63,"item":64},2,"Blog","https://aptpcb.com/en/blog",{"@type":57,"position":66,"name":42,"item":47},3,null,{"pcbManufacturingColumns":69,"capabilityColumns":197,"resourceColumns":233,"pcbaColumns":277},[70,118,147,176],{"heading":71,"links":72},"PCB Product Families",[73,76,79,82,85,88,91,94,97,100,103,106,109,112,115],{"label":74,"path":75},"FR-4 PCB","/pcb/fr4-pcb",{"label":77,"path":78},"High-Speed PCB","/pcb/high-speed-pcb",{"label":80,"path":81},"Multilayer PCB","/pcb/multilayer-pcb",{"label":83,"path":84},"HDI PCB","/pcb/hdi-pcb",{"label":86,"path":87},"Flexible PCB","/pcb/flex-pcb",{"label":89,"path":90},"Rigid Flex PCB","/pcb/rigid-flex-pcb",{"label":92,"path":93},"Ceramic PCB","/pcb/ceramic-pcb",{"label":95,"path":96},"Heavy Copper PCB","/pcb/heavy-copper-pcb",{"label":98,"path":99},"High Thermal PCB","/pcb/high-thermal-pcb",{"label":101,"path":102},"Antenna PCB","/pcb/antenna-pcb",{"label":104,"path":105},"High Frequency PCB","/pcb/high-frequency-pcb",{"label":107,"path":108},"Microwave PCB","/pcb/microwave-pcb",{"label":110,"path":111},"Metal Core PCB","/pcb/metal-core-pcb",{"label":113,"path":114},"High-Tg PCB","/pcb/high-tg-pcb",{"label":116,"path":117},"Backplane PCB","/pcb/backplane-pcb",{"sections":119},[120],{"heading":121,"links":122},"RF & Materials",[123,126,129,132,135,138,141,144],{"label":124,"path":125},"Rogers PCB","/materials/rf-rogers",{"label":127,"path":128},"Taconic PCB","/materials/taconic-pcb",{"label":130,"path":131},"Teflon PCB","/materials/teflon-pcb",{"label":133,"path":134},"Arlon PCB","/materials/arlon-pcb",{"label":136,"path":137},"Megtron PCB","/materials/megtron-pcb",{"label":139,"path":140},"ISOLA PCB","/materials/isola-pcb",{"label":142,"path":143},"Spread Glass FR-4","/materials/spread-glass-fr4",{"label":145,"path":146},"Impedance Control","/pcb/pcb-impedance-control",{"sections":148},[149],{"heading":150,"links":151},"Manufacturing / Stackups",[152,155,158,161,164,167,170,173],{"label":153,"path":154},"Quickturn Prototypes","/pcb/quick-turn-pcb",{"label":156,"path":157},"NPI & Small Batch (PCB)","/pcb/npi-small-batch-pcb-manufacturing",{"label":159,"path":160},"High-Volume Production","/pcb/mass-production-pcb-manufacturing",{"label":162,"path":163},"High Layer Count PCB","/pcb/high-layer-count-pcb",{"label":165,"path":166},"PCB Fabrication Process","/pcb/pcb-fabrication-process",{"label":168,"path":169},"Advanced PCB Manufacturing","/pcb/advanced-pcb-manufacturing",{"label":171,"path":172},"Special PCB Manufacturing","/pcb/special-pcb-manufacturing",{"label":174,"path":175},"Multi-Layer Laminated Structure","/pcb/multilayer-pcb-lamination-services",{"heading":177,"links":178},"Specialties & Resources",[179,182,185,188,191,194],{"label":180,"path":181},"PCB Design & Layout Services","/pcba/pcb-design-services",{"label":183,"path":184},"PCB Surface Finishes","/pcb/pcb-surface-finishes",{"label":186,"path":187},"PCB Drilling & Vias","/pcb/pcb-drilling",{"label":189,"path":190},"PCB Stackup","/pcb/pcb-stack-up",{"label":192,"path":193},"PCB Profiling","/pcb/pcb-profiling",{"label":195,"path":196},"Quality & Inspection","/pcb/pcb-quality",[198,203,208,213,218,223,228],{"links":199},[200],{"label":201,"path":202},"Rigid PCB Capability","/capabilities/rigid-pcb",{"links":204},[205],{"label":206,"path":207},"Rigid-Flex Capability","/capabilities/rigid-flex-pcb",{"links":209},[210],{"label":211,"path":212},"Flex PCB Capability","/capabilities/flex-pcb",{"links":214},[215],{"label":216,"path":217},"HDI PCB Capability","/capabilities/hdi-pcb",{"links":219},[220],{"label":221,"path":222},"Metal PCB Capability","/capabilities/metal-pcb",{"links":224},[225],{"label":226,"path":227},"Ceramic PCB Capability","/capabilities/ceramic-pcb",{"links":229},[230],{"label":231,"path":232},"Heavy Copper PCB Capability","/capabilities/heavy-copper-pcb",[234,245,269],{"heading":235,"links":236},"Downloads",[237,240,243],{"label":238,"path":239},"Materials Datasheet / Processing Notes","/resources/downloads-materials",{"label":241,"path":242},"PCB DFM Guidelines","/resources/dfm-guidelines",{"label":174,"path":244},"/pcb/multi-layer-laminated-structure",{"heading":246,"links":247},"Tools",[248,251,254,257,260,263,266],{"label":249,"path":250},"Gerber Viewer","/tools/gerber-viewer",{"label":252,"path":253},"PCB Viewer","/tools/pcb-viewer",{"label":255,"path":256},"BOM Viewer","/tools/bom-viewer",{"label":258,"path":259},"3D Viewer","/tools/3d-viewer",{"label":261,"path":262},"Circuit Simulator","/tools/circuit-simulator",{"label":264,"path":265},"Impedance Calculator","/tools/impedance-calculator",{"label":267,"path":268},"Trace Width Calculator","/tools/trace-width-calculator",{"heading":270,"links":271},"FAQ & Blog",[272,275],{"label":273,"path":274},"FAQ","/resources/faq",{"label":63,"path":276},"/blog",[278,308,334,367],{"heading":279,"links":280},"Core Services",[281,284,287,290,293,296,299,302,305],{"label":282,"path":283},"Turnkey PCB Assembly","/pcba/turnkey-assembly",{"label":285,"path":286},"NPI & Small Batch PCB Assembly","/pcba/npi-assembly",{"label":288,"path":289},"Mass Production PCB Assembly","/pcba/mass-production",{"label":291,"path":292},"Flex & Rigid-Flex PCB Assembly","/pcba/flex-rigid-flex",{"label":294,"path":295},"SMT & Through-Hole Assembly","/pcba/smt-tht",{"label":297,"path":298},"BGA PCB Assembly","/pcba/bga-qfn-fine-pitch",{"label":300,"path":301},"Components & BOM Management","/pcba/components-bom",{"label":303,"path":304},"Box Build Assembly","/pcba/box-build-assembly",{"label":306,"path":307},"PCB Assembly Testing & Quality","/pcba/testing-quality",{"heading":309,"links":310},"Supporting Services",[311,313,316,319,322,325,328,331],{"label":312,"path":181},"PCB Design & Layout",{"label":314,"path":315},"Every Support Touchpoint","/pcba/support-services",{"label":317,"path":318},"Stencil Lab","/pcba/pcb-stencil",{"label":320,"path":321},"Components Sourcing","/pcba/component-sourcing",{"label":323,"path":324},"IC Programming","/pcba/ic-programming",{"label":326,"path":327},"Conformal Coating","/pcba/pcb-conformal-coating",{"label":329,"path":330},"Selective Soldering","/pcba/pcb-selective-soldering",{"label":332,"path":333},"BGA Reballing","/pcba/bga-reballing",{"heading":335,"links":336},"Quality & Testing",[337,340,343,346,349,352,355,358,361,364],{"label":338,"path":339},"Quality Inspection","/pcba/quality-system",{"label":341,"path":342},"First Article Inspection (FAI)","/pcba/first-article-inspection",{"label":344,"path":345},"Solder Paste Inspection (SPI)","/pcba/spi-inspection",{"label":347,"path":348},"AOI Optical Inspection","/pcba/aoi-inspection",{"label":350,"path":351},"X-Ray / CT Inspection","/pcba/xray-inspection",{"label":353,"path":354},"ICT In-Circuit Testing","/pcba/ict-test",{"label":356,"path":357},"Flying Probe Testing","/pcba/flying-probe-testing",{"label":359,"path":360},"FCT / Functional Testing","/pcba/fct-test",{"label":362,"path":363},"Final Inspection & Packing","/pcba/final-quality-inspection",{"label":365,"path":366},"Incoming Quality Control","/pcba/incoming-quality-control",{"heading":368,"linkClass":369,"links":370},"Industry Applications (Entry)","text-nowrap",[371,374,377,380,383,386,389,392,395,398,401],{"label":372,"path":373},"Server / Data Center","/industries/server-data-center-pcb",{"label":375,"path":376},"Automotive / EV","/industries/automotive-electronics-pcb",{"label":378,"path":379},"Medical","/industries/medical-pcb",{"label":381,"path":382},"Telecom / 5G","/industries/communication-equipment-pcb",{"label":384,"path":385},"Aerospace & Defense","/industries/aerospace-defense-pcb",{"label":387,"path":388},"Drone / UAV","/industries/drone-uav-pcb",{"label":390,"path":391},"Industrial Control & Automation","/industries/industrial-control-pcb",{"label":393,"path":394},"Power & New Energy","/industries/power-energy-pcb",{"label":396,"path":397},"Robotics & Automation","/industries/robotics-pcb",{"label":399,"path":400},"Security / Security Equipment","/industries/security-equipment-pcb",{"label":402,"path":403},"PCB Industry Overview →","/pcb-industry-solutions",1793859436808]